

**PROGRAMMABLE DRIVER/EQUALIZER WITH ALTERABLE  
ANALOG FINITE IMPULSE RESPONSE (FIR) FILTER HAVING LOW  
INTERSYMBOL INTERFERENCE & CONSTANT PEAK AMPLITUDE  
INDEPENDENT OF COEFFICIENT SETTINGS**

Inventor: Hayden C. Cranford, Jr.

**BACKGROUND OF INVENTION**

**1. Field of Invention:**

This invention relates to transversal filter equalizer methods, systems and program products. More particularly, the invention relates to methods, systems and program products for a programmable driver/equalizer with alterable analog Finite Impulse Response (FIR) filter having low intersymbol interference and constant peak amplitude independent of coefficient settings.

**2. Description of Prior Art:**

In transmission systems, particularly those for serial links in backplanes, there exists a need to equalize the link from the perspective of reducing the differences between long run lengths of data and short run lengths of data. The frequency content of the data will vary with the data itself. As a result, InterSymbol Interference (ISI) results which manifests itself in the distortion of the data signal and interference of one bit with one or more subsequent bits. Equalization when performed at the transmit end is normally specific to a given transmit medium, and the inherent parameters associations with the transmit media. The problem can be mitigated by properly filtering the pulses prior to transmission to compensate for the impairment in the transmission system. The pre-filtering has the effect in systems for serial links of equalizing the link from the perspective of reducing the differences between long run lengths of data and short run lengths of data. What is needed in the art is a driver with an alterable analog

Finite Impulse Response (FIR) filter for serial links to enable the equalization in the system to adapt to a variety of transmission media and impairment. A constant peak amplitude is desirable in serial links so that a given link type may be equalized for a variety of attenuation amounts while preserving freedom to set different equalizations.

5 Prior art related to transversal filter equalizers includes the following:

USP 4,607,241 issued August 19, 1986, discloses a transversal filter equalizer using a tapped delay line in which symmetrically located pairs of tap signals are combined by means of adders and subtractors, to provide partial output signals which are separately controlled in amplitude and phase. The partial output signals, which have no D.C. component, are then summed with a partial signal derived from a center tap reference signal to reinsert the D.C. component and to provide the equalized output signal.

USP 5,479,363 issued December 26, 1995, discloses a programmable digital finite impulse response filter and correlator which includes a p-tap consisting of a switchable unit-delay and a two-non-zero-digital partial product generator and adder. The combination of several p-taps, made possible by the switchable delay, allows for the efficient implementation of coefficients with more than two non-zero digits. The switchable unit-delay not only allows the programming of the number of taps and the specific tap coefficient values, it provides a capability for programming the optimal allocation of hardware resources to each filter tap.

A publication entitled "A High Speed Programmable Digital FIR Filter" by J. B. Evans et al., 1990 International Conference on Acoustics, Speech and Signal Processing, Albuquerque, New Mexico, April 3-6, 1990, discloses the use of powers-of-two quantized coefficients which allows the simplification of circuitry required for the implementation of FIR filters by replacing

multiplication with a limited number of shift-and-add operations with the corresponding increase in speed and area efficiency.

A publication entitled "A 100MHz 40-Tap Programmable FIR Filter Chip" by M. Halamian et al., IEEE International Symposium on Circuits & Systems (23<sup>rd</sup> 1990: New Orleans, Louisiana. May 1-3, 1990) discloses a 40-tap filter in which each tap consists of a 12x10 bit multiplier, a 26-bit adder and a 10-bit adder along with 5 registers. Registers R1 and R2 represent the pipeline registers inserted in a computation path to achieve a desired throughput. Registers 3 and 4 are placed in a return path for the purpose of handling the symmetric filtering mode. Register 5 is used to hold the partial sums needed for the FIR filtering operation. The input signal is broadcast to all 40-taps in parallel. The 40<sup>th</sup> stage is fed back through control logic to the input of the next stage. The return path in the cascaded structure forms a chain of registers that feeds the delayed version of the input signal to the input adder of each module of each tap for the purposes of implementing a symmetric/ anti-symmetric filter.

None of the prior art discloses a driver equalizer in which coefficients of the equalizer filter are alterable in arbitrarily small increments (analog), matched to each other, and a constant peak amplitude, independent of coefficient selection enabling power settings to be used for all possible coefficient possibilities whereby the output of the driver is matched to the inverse of transmission line frequency response regardless of transmission media type.

#### SUMMARY OF THE INVENTION

An object of the invention is a transversal filter equalizer method, system and program product for low intersymbol interference.

Another object is a programmable transversal filter equalizer method, system and program product for low intersymbol interference and constant peak amplitude independent of coefficient setting.

Another object is a programmable transversal filter equalizer, method, system, and program product, for altering the frequency response of a controllable driver set to match the inverse of the frequency response of a transmission medium.

Another object is a programmable transversal filter equalizer for switching driver circuits off high capacitance node when adjustable filter coefficients are inactive.

Another object is a programmable transversal filter equalizer including shift register elements for time delay in processing digital input signals.

Another object is a programmable transversal filter equalizer having programmable coefficients which are set based on the characteristics of a transmission media, transmission speed, and characteristics of receiving.

These and other objects, features, and advantages are achieved in a programmable driver/equalizer with an alterable FIR circuit for equalizing serial links or other transmission systems to adapt to a variety of transmission media and impairments, specifically, InterSymbol Interference (ISI). Current mode differential drive circuits are coupled to a transmission media via a Finite Impulse Response (FIR) filter operating in a Z transform mode. The filter transfer function is of the general form of  $H(Z) = Ab_0 + Ab_1Z^{-1} + AB_2Z^{-2} + \dots AB_nZ^{-n}$  where the values of the coefficients  $b_n$  are negative. The numerical value of the coefficients are set by register values in A and B coefficient setting circuits connected to the transmission line at the output of the drivers. The driver circuits include A coefficient level compensation and B coefficient level compensations for self-induced ISI from the driver while the filter coefficients are activated.



Figure 5 is a circuit diagram of the A coefficient filter setting circuit incorporated in Figures 1 and 4.

Figure 6 is a circuit diagram of the B coefficient filter setting circuit incorporated in Figures 1 and 4.

5        Figure 7 is a block diagram of a shift register for time delays in the Finite Impulse Response (FIR) filter of Figure 4.

Figure 7A is a circuit diagram of a shift register stage in Figure 7.

Figure 7B is a circuit diagram of a balanced latch included in the circuit diagram of Figure 7A.

10       Figure 7C is a circuit diagram of a buffer amplifier included in the shift register of Figure 7.

Figure 8 is a circuit diagram of an A coefficient level driver compensation circuit for the driver of Figure 2.

15       Figure 8A is a circuit diagram of a B coefficient level driver compensation circuit for the driver of Figure 2.

Figure 9 is a logic diagram for powering "off" the programmable driver equalizer of Figure 1.

Figure 10 is a timing diagram for Q and QN bar (true and complement) signals for output signals OUT and OUTN bar on the transmission media of Figure 1.

20       Figure 11 is a timing diagram for data, clock output signals OUT and OUTN bar and equalized signals at the end of a transmission medium for the programmable driver equalizer of Figure 1.

## DESCRIPTION OF PREFERRED EMBODIMENT

In Figure 1, a programmable driver equalizer 100 includes a driver main stage and power setting circuit 102 responsive to a current mirroring supply 104 for establishing the biasing level of all of the equalizer components. The driver 102 is also responsive to power signals PWR0...3 106 for a plurality of differential current amplifiers coupled to a transmission media 114. A power down signal 108 is provided which switches the equalizer components off high capacitance node when filter coefficients are inactive, as will be described hereinafter. Q1 and Q1N control signals are generated by a Ffir Filter 116 as will be described in conjunction with Figure 7 and provided as true and complement signals 110 and 112, for the differential current amplifiers in the power setting circuit as will be described hereinafter.

The driver 100 provides OUT and OUTN (true and complement) to the transmission line 114. The Finite Impulse Response filter 116, to be described in Figure 4, includes an A coefficient driver setting circuit 118 and a B coefficient driver setting circuit 120. Each coefficient setting circuit is biased by the mirror end supply 104. Programmable A1, A2, and A3 input control signals 122 are provided to the A coefficient circuit 118 and programmable B1, B2, and B3 input control signals 124 are provided to the B coefficient setting circuit 126. The A coefficient driver setting circuit is responsive to the Q1 true and Q1N control signals 126 and 128 for clocking of the differential current amplifiers in the driver and power setting circuit 102. Likewise, the B coefficient setting circuit is responsive to Q4 true and Q4N control signals 130 and 132 for power setting amplifier clocking purposes. The A circuit 118 is also responsive to a power down signal 134 identified as A1P. The B circuit 126 is responsive to a power down circuit 136 designated B1P. The power down signals 134 and 136 are provided by the power down logic of Figure 9 as will be explained in more detail hereinafter. The A coefficient and B

coefficient circuits alter the transfer function of the filter 116 to adjust the output of the driver 102 to match the inverse of the transmission line frequency response and reduce ISI. The filter coefficients are alterable in arbitrarily small increments and matched to others to adapt to the power setting circuit to a variety of transmission media.

5 Self-induced ISI in the driver 102 is compensated by a A-coefficient level driver compensation circuit 138 and a driver B coefficient level driver compensation circuit 140 coupled to a driver summing node 141 for the driver 102. The A compensation level circuit is responsive to the mirror current supplying 104 and the A1, A2, and A3 control signals 122. Likewise, the driver B compensation circuit 140 is responsive to the current mirror supply and the B1, B2 and B3 control signals 124. The operation of the compensation circuits 138 and 140 will be described in conjunction with Figures 8 and 8A.

In Figure 2, the driver and power setting circuit 102 includes differential current amplifiers 201, 203, 205 and 207, each responsive to the power control signals  $106^1$ ,  $106^2$ ,  $106^3$  and  $106^4$ . The amplifiers are coupled to a reference supply 209 and a voltage supply (VDD) 211.

15 The mirror current supply 104 is provided to transistor switches 209, 211, 213 and 215. The switches 209,..., 215 are responsive to external power level signals 0N, 1Nn, 2N, and 3N (not shown) for the current amplifiers 201, 203, 205, and 207 which are altered by changing the current flow through current switch 217 comprising transistors T8 and T9, responsive to true and complement control signals Q1 and Q1N respectively. Q1 and Q1N control are generated by

20 Filter 116 and control the powering of the transmission lines 114. A power down circuit 221 is connected between the input to the transmission circuit 217 and the reference potential 219.

Power down signal 108 operates the circuit 221 to lower the power applied to the transmission line 114 through the current amplifier 207.



circuit has a series of cascaded Z delay stages to be explained in more detail in connection with Figures 5 and 6. The A coefficient setting circuit 118 includes stages 501, 503, 505 and 507, each stage providing unit delay  $Z^N$ . The B coefficient setting circuit 126 includes stages 601, 603, 605, and 607, each stage providing unit delay  $Z^N$ . Obviously, the A and B circuits can

5 comprise more or less stages depending on the characteristics of the transmission line 114. Each A coefficient setting stage 501...507 is linked to a three stage shift register 701, 703, and 705, 707 which provide control signals Q2 and Q2N to the coefficient setting circuits 501,...507. Likewise, The B coefficient setting stages 601...607 are linked to 3 satage shift register 702, 704, 706 and 708 which provide control signals Q2,4, Q4N to B coefficient setting circuits

10 601...607. True complement controls signals Q1 and Q1N are generated in one stage of each shift register and provided to the power setting circuit shown in Figure 2. The shift registers will be described in conjunction with Figures 7A, 7B, and 7C. A data signal 401 is fed to each shift register in cascade which create the delay increments  $Z^{-1}, \dots, Z^{-n}$  for the A and B coefficient setting circuits. A data output 711 is taken from the A coefficient setting circuits at terminal 403.

15 Amplifiers 405 and 407 are included in the data circuit to create the initial delay unit  $Z^{-1}$ . The present output of each storage circuit equals its preceding input. The filter transfer function is of the general form of  $H(Z) = AB_0 + AB_1Z^{-1} + BA_2Z^{-2} + AB_nZ^{-n}$ . The numerical values of the A and B coefficients are set by input values to the A and B coefficient setting circuits. A determining

20 factor for the values of the A and B coefficients include the characteristics of the transmission media, the speed of transmission, the type of back plane and the type of chip packages connected to the backplane. The general details of the Z transform for filter 16 are described in the text both "Introductory Digital Signal Processing with Computer Applications" by Paul A. Lind et

al., published by John Wiley & Sons, New York, NY, May 1990 (ISBN 0471915645) PBK, Chapters 4 and 5, which are fully incorporated herein by reference.

In Figure 5, the driver A coefficient setting circuit 118 is coupled to the transmission lines 114 and includes coefficient stages 501, 503, and 505, responsive to control signal A1 at terminal 502; control signal A2 at terminal 504, and control signal A4 at terminal 506. The programmable input control signals A1, A2, A4 in conjunction with Q2 and Q2N control signals at terminals 509 and 511 alter the output of both sides of the differential signal appearing on the transmission lines 114. The effect of the control signal or coefficients is to modify the frequency response of the driver according to the  $H(Z)$  transfer function.

The circuit operation for the A coefficient setting is as follows. Current sources which, when summed together form the total current for a particular coefficient of one of the delayed Finite Impulse Response (FIR) delayed bits (represented as  $Q2/Q2N$ ), are switched on by connecting the mirror voltage,  $MIRIN$ , to the gate node of each of the current sources which represent coefficients. When a particular current source transistor is not in use the gate of this current source is grounded by turning on a transistor T120, T123 and T127 whose source is connected to ground. The grounding insures no current flow in this state and effectively switches off the particular current source to adjust the coefficient.

A power down signal AIP is received at the terminal 513 which is generated in the logic circuit shown in Figure 8 to be described hereinafter. A power down signal switches the driver current off the high capacitance nodes in the circuit when the control coefficients A, A1, A2, and A3 are inactive. By switching off the high capacitance nodes in the circuit, the bandwidth of the output stage of the driver circuit is increased which reduces intersymbol interference in the transmission system.

In Figure 6, the B coefficient driver setting circuit 126 is responsive to programmable input control signals B1 at terminal 601; B2 at terminal 603; and B4 at 605. The input control signals in conjunction with Q4 and Q4N control signals at terminal 607 and 609, respectively, will alter the output of the driver 102 in accordance with the change to the B coefficients of filter H (Z) transfer function. A terminal 613 receives a power down signal VIP from the logic circuit in Figure 8 for switching the circuit off the high capacitance nodes when the B coefficients are inactive.

The circuit operation for the B coefficient setting is as follows. Current sources which, when summed together form the total current for a particular coefficient of one of the delayed Finite Impulse Response (FIR) delayed bits (represented as Q4/Q4N), are switched on by connecting the mirror voltage, MIRIN, to the gate node of each of the current sources which represent coefficients. When a particular current source transistor is not in use the gate of this current source is grounded by turning on a transistor T80, T84, and T87 whose source is connected to ground. The grounding ensures no current flow in this state, and effectively switches off the particular current source to adjust the coefficient.

In Figure 7, a representative shift register stage 700 is shown for each shift register 701...707 included in the FIR filter 116 shown in Figure 4. The shift register contains three stages: 710, 712, and 714. This shift register also contains additional stages: 716, which may be used in other embodiments. The shift register contains the current outgoing data bit and a history of previous data bits, and provides the Z time delays for the FIR filter 116. Stage 1 of the shift register is responsive to the data signal 401 provided to the FIR filter. The stage 710 is also responsive to a clock signal 718 (not shown) generated for the FIR; the C bias signal 305 (see Figure 2) and a Q1 gating signal 720. The Q1 and Q1N (true/compliment) control signals

provided to the driver 102 (see Figure 2) are also provided as an input to the stage 710. The data output 711, 713 (See Figure 4) is provided to stage 712, which receives the clock signal 718, the C-bias signal 305 and a Q2 gate signal 722. The stage 712 is responsive to Q2 and Q2N control signals also provided to the A coefficient setting circuit. The output of the stage 712 is provided as an input to the stage 714, which receives the clock signal 718, the bias signal 305 and a Q4 gating signal 724. The Q4 and Q4N control signal provided to the B coefficient setting circuit are also provided to the stage 714. The output of the stage 714 is provided to the transmission line 114. The shift register stages 710, 712 and 714, form the time delays  $Z^{-1}$ ,  $Z^{-2}$  and  $Z^{-3}$  for the  $H(Z)$  transfer function of the driver 102 which matches the inverse of the transmission media.

Fig. 7 depicts four shift register stages, three of which are connected to buffer amplifiers to be described in conjunction with Fig. 7A. The transfer function being created uses the Q1/Q1N bit, the Q2/Q2N bit, and the Q4/Q4N bit. The signal at the output of each of the shift register bits is converted to a differential signal by the buffer amplifier and buffered so that it is able to drive the final current source output stage. The transfer function is implemented by the selective addition or subtraction of the coefficient current which enables the removal of energy from the wider data pulses while not removing energy from the narrower data pulses. The selective addition or subtraction of coefficient current acts to reverse the effects of the transmission line which attenuates lower frequencies to a lesser extent than higher frequencies (characteristic of an alternate 1, 0 pattern).

In Figure 7A, a representative shift register stage 700 includes a balanced latch 720 and a buffer amplifier 722, in each successive stage of the shift register. The balanced latch and buffer amplifier in each stage interact to store the current data pulse and two preceding data pulses. As each data pulse is received, the stored data pulse is shifted out to the next stage and the stage

provides the delayed pulse at the ON and OFF terminals of the stage 722'' to the transmission line. A buffer 724 stores the data pulse while transferring from one stage to the next. The balanced latch provides the clocked delay as well as the conversion to differential signals to drive the buffer amplifier.

5 In Figure 7B, the balanced latch 720 is shown as receiving the data at terminals 711, 713. The latch transfers the data signal to the buffer amplifier at terminals 770 and 772 when the clock signal is activated at terminal 718. Before the buffer amplifier accepts the next current pulse, the stored current pulse is transferred to buffer 724 (see Figure 7A) for subsequent transmission to the next stage of the shift register. The operation of the balanced latch is as follows: The balanced feedback latch takes the inputs of data and clock and changes the state of the latch output depending on the data state. The latch output stage is a buffer stage to facilitate driving the buffer amplifier.

0  
5  
10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995

Figure 7C shows the buffer amplifier 722 for storing the data pulse. Terminals 401 and 401' receive the data pulse, which is provided to a differential current amplifier 726 comprising transistors T56 and T58. The stored data pulse in the amplifier 726 is transmitted to the next stage at output terminal 711 and 713 when the next pulse is received from the balanced latch. A power down circuit 728 is biased C-bias 305 at terminal 729 and receives an input from a powerdown signal at terminal 736. The powerdown signal is generated in the logic circuit shown in Figure 8 to be described hereinafter. When the powerdown signal is present, the current flow in the differential amplifier is reduced to lower intersymbol interference on the transmission line. The circuits 722 provides sufficient drive capability with sufficient bandwidth to drive the driver output's differential pairs of transistors.

In Figure 8, the coefficient level driver compensation circuit 138 assists in the elimination of driver-induced intersymbol interference. The circuit 138 includes three stages, each stage responsive to a programmable control pulse A1 at terminal 801; A2 at terminal 803; and A4 at terminal 805. The control signals A1, A2 and A4 are the same as provided to the A coefficient setting circuit 118. Mirror current supply 104 is also provided as an input to each stage. The control signals in combination with the Q1, Q1N (true/complement) control signals provided to the driver, function to alter the current on the transmission line 114 provided by the current amplifier 217 shown in Figure 2. By lowering the driver current, the induced intersymbol interference is reduced and the bandwidth increased.

In Figure 8A, the B coefficient level compensation circuit 140 is responsive to programmable input control signals B1, B2, and B4 and receives the mirror current 104 as an input. The control bit B1, B2 and B4 are applied to cascaded current amplifiers at terminals 802, 804, and 806, respectively. Control bits A1, B1, B2, and B4 in conjunction with the true complement Q1 and Q1N control signals in the power setting circuit, control the current flow through current amplifier 217 (see Figure 2), to lower the driver current to reduce intersymbol interference.

In Figure 9, a powerdown and gating circuit 900 receives the positive powerdown signals 901, 903 and 905. A negative powerdown signal 907 is generated from the powerdown signal 905 by way of an inverter 909. The power down signal, PPWRDWN is used by the logic to condition the outputs Q1GATE, Q2GATE, AND Q4GATE to ground when power down is activated. The power down is used to switch off the transistor switches in the final output stage of the driver /equalizer. The negative power down signal is used by the aforementioned bias circuit. The Powerdown signal 901 is provided to a NOR circuit 909 along with a data signal D1

which is inverted and a timing signal, TS, which is also inserted. The output of the NOR circuit 709 is provided as the gating signal Q1 to the shift register 710 (see Figure 7). The control signals A1, A2 and A4 are provided to a NOR circuit 911. The output of the NOR circuit 911 is provided as one input to a NOR circuit 913 responsive to the powerdown circuit 903, a time  
5 signal TS, and a data in signal, DIN. The output of the NOR circuit 913 is provided as the Q-to-gate signal for the second stage of the shift register 700 shown in Figure 7. The A input signal is also provided as an output to an AIP signal which is provided to the A coefficient setting circuit for powerdown purposes. Coefficients B1, B2, B4 are provided to NOR gate 915 and the output is provided to NOR 917 along with the powerdown signal 905, a timing signal, TS, and a data in  
10 signal, D1. The output of the NOR circuit is provided as the Q4 gate signal to the third stage of the shift register shown in Figure 7. The data in signal D1 is provided to a buffer, the output of which is provided as a ZD1 signal. The logic circuit provides improved performance of the driver/equalizer by sensing when all of the coefficients (ex. A1, A2, A4) are zero. In this case the Q2GATE or Q4GATE signal is pulled to ground in turn grounding the outputs of the  
15 buffer/amplifier. The grounding will switch off the output transistors (differential switch pair) in the unused coefficients. Turning off the output transistors acts to reduce the driver's self-induced intersymbol interference (ISI) by reducing the output capacitive loading.

Figure 10 shows signal traces 1001 and 1003 vs. time for the Q2 and Q2N (true/complement) signals applied to the second stage shift register shown in Figure 7. Signal  
20 traces 1005 and 1007 vs. time are shown for the Q1N and true Q1 signals applied to the current amplifier 217 in the driver and power setting circuit 102 (Figure 2) and to the shift register stage 710 shown in Figure 7. Signal traces 1009 and 1011 are shown for OUT and the OUTN on the transmission line in the presence of the Q1 and Q1N signals. The signal traces for the Q4 and

Q4N gating are of the same form as Q1, Q1N, and Q2, Q2N, adjusted time wise, and are not shown for purposes of brevity.

Fig. 10 depicts the Q2, Q2N, Q1, Q1N, OUT, and OUTN signals for a random data pattern. Q1 and Q1N, for example, are driving the final output stage with patterns which are appropriate for the data pattern being sent.

In Figure 11, signal traces 1101 and 1103 describe the data and clocking signals vs. time provided to the shift register stage 710 in Figure 7. Signal traces 1105 and 1107 describe the signal levels vs. time for the transmission lines 114 in the absence of the controllable FIR filter 116. Signal traces 1109 and 1111 show the equalized signal at the end of the transmission line vs. time for the transmission line 114 as adjusted by the controllable FIR filter.

When data and clock are fed to the driver, the signals produced at the immediate true and compliment driver outputs are depicted as OUT and OUTN. The waveform shown exhibits the lower amplitude after one bit time for the longer pulses at the input to the transmission medium. The equalized data patterns are shown as INM and INP which are the signals which appear after the transmission medium and at the input to a receiver circuit. The equalized signal has much more constant amplitude than would a non-equalized signal.

A constant peak amplitude, regardless of coefficient setting, is achieved as follows. When a coefficient is activated, it will add to the current sinking capability of the driver when, due to the specific data pattern, it happens to phase align with the time zero (main) current source. In this case the actual peak amplitude of the signal will occur when all of the Q's and QN's happen to line up. The A and B coefficient level driver compensation circuit subtract out exactly the amount of current from the main current source as the active coefficients are using. By using the logic to control the A and B coefficient setting circuits and the A and B coefficient level driver

